JZP1.zip
资源类型:本地上传资源
大小:1.7MB
评分:
5.0
上传者:m0_73396750
更新日期:2024-08-01

计算机组成原理课程设计代码+报告-Project1 VerilogHDL完成单周期处理器开发

资源文件列表(大概)

文件名
大小
JZP1/p1-test.asm
829B
JZP1/p1-test.txt
864B
JZP1/Project1 VerilogHDL完成单周期处理器开发.docx
395.59KB
JZP1/Project1/
-
JZP1/Project1/32add.v.bak
3.71KB
JZP1/Project1/32add_test.v.bak
206B
JZP1/Project1/add32.v
3.31KB
JZP1/Project1/add32.v.bak
3.31KB
JZP1/Project1/add32_test.v
378B
JZP1/Project1/add32_test.v.bak
378B
JZP1/Project1/alu.v
1.08KB
JZP1/Project1/alu.v.bak
1.05KB
JZP1/Project1/CPU.v
3.12KB
JZP1/Project1/CPU.v.bak
3.11KB
JZP1/Project1/CPU_testbench.v
355B
JZP1/Project1/CPU_testbench.v.bak
360B
JZP1/Project1/ctrl.v
2.48KB
JZP1/Project1/ctrl.v.bak
2.48KB
JZP1/Project1/dm.v
576B
JZP1/Project1/dm.v.bak
556B
JZP1/Project1/ext.v
565B
JZP1/Project1/ext.v.bak
576B
JZP1/Project1/gpr.v
1.2KB
JZP1/Project1/gpr.v.bak
1.2KB
JZP1/Project1/im.v
247B
JZP1/Project1/im.v.bak
251B
JZP1/Project1/mux.v
822B
JZP1/Project1/npc.v
859B
JZP1/Project1/npc.v.bak
856B
JZP1/Project1/p1-test.txt
864B
JZP1/Project1/pc.v
311B
JZP1/Project1/pc.v.bak
362B
JZP1/Project1/project1.cr.mti
3.48KB
JZP1/Project1/project1.mpf
107.5KB
JZP1/Project1/sub32.v
317B
JZP1/Project1/sub32.v.bak
330B
JZP1/Project1/tcl_stacktrace.txt
1.42KB
JZP1/Project1/vsim.wlf
64KB
JZP1/Project1/work/
-
JZP1/Project1/work/@_opt/
-
JZP1/Project1/work/@_opt/_data/
-
JZP1/Project1/work/@_opt/_data/exemptck60dv
272B
JZP1/Project1/work/@_opt/_data/exemptt1y841
916B
JZP1/Project1/work/@_opt/_data/exempttem8me
512KB
JZP1/Project1/work/@_opt/_lib.qdb
48KB
JZP1/Project1/work/@_opt/_lib1_0.qdb
32KB
JZP1/Project1/work/@_opt/_lib1_0.qpg
272KB
JZP1/Project1/work/@_opt/_lib1_0.qtl
245.47KB
JZP1/Project1/work/@_opt/_lib2_0.qdb
32KB
JZP1/Project1/work/@_opt/_lib2_0.qpg
-
JZP1/Project1/work/@_opt/_lib2_0.qtl
65.69KB
JZP1/Project1/work/@_opt/_lib3_0.qdb
32KB
JZP1/Project1/work/@_opt/_lib3_0.qpg
-
JZP1/Project1/work/@_opt/_lib3_0.qtl
337.9KB
JZP1/Project1/work/@_opt/_lib4_0.qdb
32KB
JZP1/Project1/work/@_opt/_lib4_0.qpg
312KB
JZP1/Project1/work/@_opt/_lib4_0.qtl
82.32KB
JZP1/Project1/work/@_opt/_lib5_0.qdb
32KB
JZP1/Project1/work/@_opt/_lib5_0.qpg
96KB
JZP1/Project1/work/@_opt/_lib5_0.qtl
9.85KB
JZP1/Project1/work/@_opt/_lib6_0.qdb
32KB
JZP1/Project1/work/@_opt/_lib6_0.qpg
224KB
JZP1/Project1/work/@_opt/_lib6_0.qtl
40.86KB
JZP1/Project1/work/@_opt1/
-
JZP1/Project1/work/@_opt1/_data/
-
JZP1/Project1/work/@_opt1/_data/exemptjs7ij1
164B
JZP1/Project1/work/@_opt1/_data/exemptt1kccr
916B
JZP1/Project1/work/@_opt1/_data/exempttb0cyy
512KB
JZP1/Project1/work/@_opt1/_lib.qdb
48KB
JZP1/Project1/work/@_opt1/_lib1_0.qdb
32KB
JZP1/Project1/work/@_opt1/_lib1_0.qpg
16KB
JZP1/Project1/work/@_opt1/_lib1_0.qtl
14.81KB
JZP1/Project1/work/@_opt1/_lib2_0.qdb
32KB
JZP1/Project1/work/@_opt1/_lib2_0.qpg
-
JZP1/Project1/work/@_opt1/_lib2_0.qtl
21.24KB
JZP1/Project1/work/@_opt1/_lib3_0.qdb
32KB
JZP1/Project1/work/@_opt1/_lib3_0.qpg
-
JZP1/Project1/work/@_opt1/_lib3_0.qtl
21.05KB
JZP1/Project1/work/@_opt1/_lib4_0.qdb
32KB
JZP1/Project1/work/@_opt1/_lib4_0.qpg
304KB
JZP1/Project1/work/@_opt1/_lib4_0.qtl
71.95KB
JZP1/Project1/work/@_opt2/
-
JZP1/Project1/work/@_opt2/_data/
-
JZP1/Project1/work/@_opt2/_data/exempt1qt3jk
100B
JZP1/Project1/work/@_opt2/_data/exempte6jb57
868B
JZP1/Project1/work/@_opt2/_data/exemptezwbie
512KB
JZP1/Project1/work/@_opt2/_lib.qdb
48KB
JZP1/Project1/work/@_opt2/_lib1_0.qdb
32KB
JZP1/Project1/work/@_opt2/_lib1_0.qpg
16KB
JZP1/Project1/work/@_opt2/_lib1_0.qtl
11.65KB
JZP1/Project1/work/@_opt2/_lib2_0.qdb
32KB
JZP1/Project1/work/@_opt2/_lib2_0.qpg
-
JZP1/Project1/work/@_opt2/_lib2_0.qtl
19.08KB
JZP1/Project1/work/@_opt2/_lib3_0.qdb
32KB
JZP1/Project1/work/@_opt2/_lib3_0.qpg
-
JZP1/Project1/work/@_opt2/_lib3_0.qtl
19.28KB
JZP1/Project1/work/@_opt2/_lib4_0.qdb
32KB
JZP1/Project1/work/@_opt2/_lib4_0.qpg
-
JZP1/Project1/work/@_opt2/_lib4_0.qtl
14.34KB
JZP1/Project1/work/_info
8.78KB
JZP1/Project1/work/_lib.qdb
48KB
JZP1/Project1/work/_lib1_10.qdb
32KB
JZP1/Project1/work/_lib1_10.qpg
-
JZP1/Project1/work/_lib1_10.qtl
94.09KB
JZP1/Project1/work/_temp/
-
JZP1/Project1/work/_tempmsg/
-
JZP1/Project1/work/_vmake
29B
JZP1/计组期末大作业报告.docx
798.98KB

资源内容介绍

Project1 VerilogHDL完成单周期处理器开发(使用ModelSim仿真软件)一、设计说明1.处理器应实现MIPS-Lite1指令集。a)MIPS-Lite1={MIPS-Lite,addi,addiu, slt,jal,jr}。b)MIPS-Lite指令集:addu,subu,ori,lw,sw,beq,lui,j。c)addi应支持溢出,溢出标志写入寄存器$30中第0位。2.处理器为单周期设计。

用户评论 (0)

发表评论

captcha

相关资源

免费计算机组成原理课程设计代码+报告-Project2 VerilogHDL 完成多周期处理器开发

Project2 VerilogHDL 完成多周期处理器开发一、设计说明1.处理器应实现MIPS-Lite2指令集。a)MIPS-Lite2={MIPS-Lite1,lb,sb}。b)MIPS-Lite1={addu,subu,ori,lw,sw,beq,j,lui,addi,addiu,slt,jal,jr }。c)addi应支持溢出,溢出标志写入寄存器$30中第0位。2.处理器为多周期设计。

1.82MB11金币

免费计算机组成原理课程设计代码+报告-Project3 VerilogHDL完成MIPS微系统开发(支持设备与中断)

Project3 VerilogHDL完成MIPS微系统开发(支持设备与中断)一、设计说明1.MIPS 微系统应包括:MIPS处理器、系统桥和 1 个定时器,32位输入设备、32 位输出设备。2.MIPS处理器应实现MIPS-Lite3指令集。a)MIPS-Lite3={MIPS-Lite2,ERET、MFC0、MTC0 }。b)MIPS-Lite2={addu,subu,ori,lw,sw,beq,lui,addi,addiu,slt, j,jal,jr,lb,sb }。c)addi应支持溢出,溢出标志写入寄存器$30中第0位。3.MIPS处理器为多周期设计。4.MIPS 微系统支持定时器硬件中断。

1.89MB48金币

《自动化Excel数据批量导入MySQL:使用Python与Pandas构建高效数据迁移工具,上亿数据量半小时搞定》

在当今的数据驱动环境中,数据迁移是连接不同数据源、实现数据共享与分析的重要环节。本文介绍了一个使用Python编程语言结合Pandas库和SQLAlchemy库构建的自动化工具,该工具能够高效地将Excel文件中的数据批量导入MySQL数据库。通过本工具,用户可以简化繁琐的数据迁移流程,提高数据处理效率,为数据分析和业务决策提供有力支持。本文主要可以批量处理Excel文件,将多个文件数据提取到一个数据库表中,并标识每行数据的来源。

381.03KB45金币

数学建模之spss学习ppt

内涵通过spss软件学习到spss界面介绍和窗口认识、数据导入方法、描述统计的操作方法、统计图型的制作、线性回归分析的操作方法、相关分析的解释。数据导入方法:除了ppt上的方法,还有直接从excel上复制粘贴到spss上,相比于matlab而言spss的操作更加简便、快捷。

20.3MB15金币